Status of KUPID v2.0

2009.6.25.

Eunil Won

for Eugene Hong

(Going OSU this summer)

Korea University

History of KUPID Development

- 2006: KUPID (Korea University Preamplifier-shaper Integrated Design) ASIC fabrication thoughts - after one year successful R&D of VA-hybrid board by KU
- 2006: v1.0 submitted to Dongbu-Anam 180 nm process (a foundry in Korea)
- 2006. September: v1.0 chip received
- 2007. Jan. : we saw the first signal from KUPID vI.0
 - rather noisy, ENC~O(30,000)
 - small amplification: cannot detect one MIP from Si sensors
- 2008: v2.0 design optimized for small ENC and large gain
- 2009. May: v2.0 design submitted to IBM 130 nm process (via MOSIS) : Belle-II note 0008 is on the web

KUPID vI.0



Basic structure: a preamplifiershaper chain



A simplified view of (typical) preamplifier-shaper chain design. • preamplifier: pMOS based folded-cascode structure with current sources

• shaper: typical CR-RC filtering

Note: no sample-hold, no MUX in v2.0

Noise sources from amplifiers

- Transistor I/f noise (carrier trap in semiconductor), transistor channel noise, and Bulk-resistance noise (white thermal noise) are main sources of noise
- Noise of a charge amplification electrons is expressed in equivalent noise charge (ENC)

$$\begin{split} \mathrm{ENC/C_{det}} &= \frac{e}{q} \begin{bmatrix} A_1 \\ WL \end{bmatrix}^+ \frac{A_2 kT}{g_m T_p} + \frac{A_3 kT}{T_p} \end{bmatrix}^{\frac{1}{2}} \begin{array}{c} & \text{From Nygard} \\ & \text{Nucl. Instr. Meth.} \\ & \text{A 301, 506 (1991).} \\ & A_i: \text{constants} \quad g_m: \text{transconductance} \quad T_p: \text{output peak time} \quad e = 2.718 \end{split}$$

Key point to reduce ENC : control W, L and g_m of input transistor

Noise sources from amplifiers

• In strong inversion region,

$$g_m \propto \sqrt{rac{W}{L} I_D}$$
 I_D : transistor drain current

• As a result, usually we make input transistor with small L and long W

Operating region and W/L of input transistor

- There are three operating regions for FET, weak inversion, strong inversion, and velocity saturation region.
- For each region, different optimized value for input transistor gate capacitance From Connor Nucl. Instr.

Meth. A 480, 713 (2002).



Operating region and W/L of input transistor

- With drain current 200 µA, 20 pF detector capacitance, our system is operating in Weakstrong Inversion boundary
- In this case, optimized value for input transistor gate capacitance is

$$C_{g,opt} = rac{L_{min}^2}{2\mu (nV_t)^2} I_D = 1.1 ~ \mathrm{pF} ~ {}^{\mathrm{From \ Connor \ Nucl.}}_{\mathrm{(2002).}}$$

Decision of operating region and W/L of input transistor

• From simulation result, we can obtain Cgg (notation in SPICE)

$$C_{gg} = \frac{dQ_g}{dV_g}$$

- We obtained Cgg = I pF with W/L = 1.5um/ 130nm
- We started schematic simulation for our preamplifier with this W/L value.

Schematic Drawing of preamp +shaper



Until now, we designed 5 different preamplifier-shaper channel.

They have different models (nfet, nfet_rf), different input transistor gate capacitance, and current source load for readout.

set4 : lowest ENC expected



For lowest noise, current source FETs should be small as possible as all FETs are noise source.

Current source load is attached to make simulation result same with real data (scope read).

Simulation result. (set4 : lowest ENC expected)



At 10 pF detector capacitance, output signal from 1 MIP (25,000 e-) is 30.4mV with 130 ns peak time.

Simulation result. (set4 : lowest ENC expected)



Simulation result. (set4 : lowest ENC expected)

Detector Cap	Vop (mV)	RMSnoise(10k,100MHz)	ENC	
(рг)		(V)		We think we
0	44.0	0.0002437	138.4	can read
5	36.I	0.0003017	208.9	output signal
10	30.4	0.0003681	302.7	from I MIP as
15	25.7	0.0004249	413.4	ENC of 302 is
20	21.8	0.0004714	540.6	much less than
$input \ el. \ : \ Vop \ = \ ENC \ : \ noiseRMS$				input electrons 25,000
$ENC = \frac{25,000 \times noiseRMS}{Vop}$ 1 MIP = elec				P = 25,000 ectrons

However, real noise detection value (with chip) may be bigger than above. There will be many parasitic noise sources such as detector leakage current, noise from power supply, etc.



Further reduction of ENC noise

2009.5.4 renewal schematic simulation result 100 mimcap -> w: L ratio -> ~ 1:1 (case for rotation) Shp input transistor → W/L => 14M/130n (nf=7) (for DRC : connection with mimcap ...) B e.t.C. → bias control combine, subc, mimcap (sub). test3 - Set1~5 Files: /work/kUPID/MOSIS / 20090504_ renewal _ sim_result / [test3] - [Set 1] (n fet + subc), w/L = 1.5m/130n) Vop @ 10p F, IMIP = 100.7mV ENC = 177.2 + 23.8/pF (no probe) (nfet_rf, W/L = 1.5m/130n) Vop @ 10pF, 1MZP = 105.3mV ENC= 149.1 + 22.3 /pF. (no probe) Set 3 (nfet-rf, W/L = 900 m/130n) Vop@ 10pF, 1MIP= 109.7mV ENC= 134.9 + 23.6/pF (no probe) - [set4] (nfet + subc + load, w/2 = 1.5m/130n) Vop@ 10pF, IMIP = 30mV ENC = 256.2 + 49.7/pF (LOPF, IOMS2 probe) (nfet-r++ load, w/L = 900 m/130n) Set51 Vop @ LOPF, IMIP = n6mV ENC = 99.4 + 18.2/pF (10pF, 10M-2 probe) 기록자 Lowegt until now 17 http://research.korea.ac.kr

Snapshot of Eugene's logbook: Note the date (2009. May, 4) and the submission deadline is 2009. May 11

Further optimization in the shaper side parameters - simulation shows < 100 +-18 /pF

But: usually SPICE simulation underestimates real ENC : so don't get too excited yet

Layout design (preamp)



Layout design for Set1 (preamp +shaper)



Floor plan



Test board schematic started



Summary and plan

- KUPID 2.0 design submitted to IBM 130 nm process on May 11, 2009
- We expect improved ENC values, based on the SPICE simulation
- We expect to receive chip this summer: hardware test will be interesting
- We plan to include sample/hold, MUX at the next stage