


CMOS MAPS Silicon Pixel VTX for SuperB

Gary S. Varner
Open Collaboration Meeting #2
July 4th, 2008

- Issues
- CAP series
 - Evolution of strategy
 - Desire for improvement
 - Hexagonal Pixel (hixel) [CAP7]
- Next generation

Continuous Acquisition Pixel (CAP)



sBelle CMOS Pixel Study Activities

- CAP_{1/2} [MAPS technology] Studies
 - Characterization of CAP₁ in test beam [NIM **A541** (2005) 166]
 - Study of radiation hardness/storage [IEEE Trans.Nucl.Sci.**52** (2005) 1187]
 - Storage density/max. pipeline depth studies
- CAP₃ “full size” Detector [NIM **A565** (2006) 126]
 - Development of laser scan system for systematic studies
 - Systematic scan and study of transfer rate and signal uniformity
 - Non-uniformity and transfer limitations observed
- CAP₄ AMS 0.35 μ m Opto [NIM **A568** (2006) 181]
 - Study of new analog storage/readout – evaluation started
- CAP_{5, 7} SOI prototypes – studies continue
 - Study of 0.15 μ m OKI process [SLAC-PUB-12079]
 - Fully depleted, time-space correlation storage study

Critical R&D Scorecard

1. Readout Speed

100kHz frame rate, 10kHz L2 accept

CAP3 too slow, SNR concerns

2. Radiation Hardness

$\geq 20\text{MRad}$

Leakage current OK (CAP2) for short integration time

3. Thin Detector

$\leq 50\mu\text{m}$, layer

$50\mu\text{m}$ LBL test bench, thinning at APTEK (same SNR)


4. Full-sized detector

Span acceptance (reticle limit)

CAP3 large acceptance biasing/uniformity

Noise (ENC): Summary of MAPS

Noise Comparison




Unfortunately signal size
Fixed and small


sBN0007 for details

hit reconstruction for a binary detector with time encoding


you are familiar with this:



hexagonal pixel layout with external transfer lines



example event (TM = 12)



■ background

● seeded hit

x all reconstructed hits in time window



○ reconstructed @ t_{trig}

CMOS Option Summary

- Need to demonstrate binary can work
 - SNR is still an issue
 - SOI variant probably more realistic
 - Next OKI submission
 - TSMC 0.35um opto submission end of July
 - Issues of cross-talk, threshold dispersion
- Binary has possible benefit
 - Reduced data size
 - Intrinsic Resolution degradation not critical
 - Original benefit of commercial CMOS MAPS

Cont. Acq. Pixels (CAP) 1 Prototype


CAP1: simple 3-transistor cell



Pixel size:


22.5 μm x 22.5 μm

CAPs sample tested: all detectors (>15) function.






Column Ctrl Logic

1.8 mm



NIM A541:166-171 (2005)

CAP2 – Pipelined operation




Pixel size 22.5 μ m x 22.5 μ m

10 μ s frame acquisition speed **achieved!**

[IEEE Trans.Nucl.Sci.52 (2005) 1187]

CAP3: Full-size Detector Test/Lessons learned


← 21 mm →





928 x 128 pixels = 118,784

~4.3M transistors

>93% active without active edge processing



Laser spot (backside illumination)



Pixel Occupancy Scaling

- Work from following assumptions:
 - Super-B canonical x20 background increase
 - Assume 10% Layer 1 occupancy as “current”
 - Strip area (L1) = 85mm x 50 μ m = 4.25M μ m²
 - Pixel spatial reduction:
 - Pixel area = 22.5 μ m x 22.5 μ m = 506 μ m²
 - Reduction factor ~8400
 - Low E γ , reduced cross-section (~3% active thickness)
 - Pixel temporal loss:
 - 0.8 μ s SVD vs. 10 μ s PXD (could be improved)
 - Increase factor ~ 12.5
 - Grand total:
 - 10% * 20 * 8400⁻¹ * 12.5
 - Can expect ~ 0.3% occupancy (no ghosting)

CAP5

BINARY READ OUT

